

## **Verification Lab: 2-6**

### ***Sequential Circuits***

The purpose of this experiment is to verify the correctness of the sequential designs completed in previous exercises using test benches

#### **Software tools Requirement**

**Modelsim/Questasim (Siemens)**

1. 4 bit up counter
2. 8-bit up/down counter
3. Decade counter with rst

*Write test benches for the verification the above circuits in Verilog HDL and capture the Waveforms*